GTS Ethernet Intel® FPGA Hard IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817676
Date 4/07/2025
Public
Document Table of Contents

12.2.3. Debug the TX Reset Exit Sequence

The following flow chart shows the exit reset sequence of TX reset:

Figure 93. TX Reset Exit Sequence