Low Latency 40G Ethernet Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs
ID
813654
Date
1/23/2025
Public
A newer version of this document is available. Customers should click here to go to the newest version.
1. Quick Start Guide
| Updated for: |
|---|
| Intel® Quartus® Prime Design Suite 24.3.1 |
| IP Version 5.0.0 |
The Agilex™ 5 Low Latency 40G Ethernet Intel® FPGA IP core provides a simulation testbench and a hardware design example that supports compilation and hardware testing. When you generate the design example, the Quartus® Prime IP parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware.
The Intel® FPGA IP also includes a compilation-only example project that you can use to quickly estimate IP core area and timing.
Figure 1. Development Steps for the Design Example