Intel® Simics® Simulator for Altera® FPGAs: Agilex™ 5 and Agilex™ 3 Virtual Platform User Guide

ID 786901
Date 9/29/2025
Public
Document Table of Contents

2.1.5.11. HPS Component and Stepping Silicon Features Selection

The Agilex™ 5 Universal Virtual Platform allows you to select the stepping silicon features that the HPS Agilex™ 5 Simics model supports by setting the stepping parameter in the target script. This parameter accepts the value of A0 or B0.

The Agilex™ 3 Universal Virtual Platform has the stepping parameter locked to B0 to match the features that support the production-level device.

For the Agilex™ 5 Universal Virtual Platform, you can also use this stepping parameter to choose the model of the HPS in the Agilex 5 device, which could be the HPS in the Agilex 5 E-Series device, or the HPS in the Agilex 5 D-Series device. The following table describes this in detail.

Table 15.  Stepping Parameter Descriptions
Device Stepping Parameter Description
Agilex™ 5 E-Series A0 Selects the HPS features to match the A0 (engineering sample) stepping.
B0 Selects the HPS features to match the B0 (production) stepping.
Agilex™ 5 D-Series B0 Selects the HPS features to match the B0 (production) stepping, which corresponds to the HPS model of Agilex 5 D-Series devices.
Agilex™ 3 C-Series B0 (forced setting) Selects the HPS features to match the B0 (production) stepping.
Note: Agilex™ 5 Universal Virtual Platform stepping features support is released in the 24.1 Intel® Simics® Simulator for Altera® FPGAs release although the default stepping during the project deployment remains being A0. You can override the default stepping using the stepping parameter from the target script. In this case, the B0 features are enabled in the Agilex™ 5 E-Series model.