High Bandwidth Memory (HBM2E) Interface Agilex™ 7 M-Series FPGA IP User Guide

Download PDF
ID 773264
Date 11/04/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the High Bandwidth Memory (HBM2E) Interface Agilex™ 7 FPGA IP User Guide 2. Introduction to High Bandwidth Memory 3. Agilex™ 7 M-Series HBM2E Architecture 4. Creating and Parameterizing the High Bandwidth Memory (HBM2E) Interface FPGA IP 5. High Bandwidth Memory (HBM2E) Interface FPGA IP Interface 6. High Bandwidth Memory (HBM2E) Interface FPGA IP Performance 7. Debugging the High Bandwidth Memory (HBM2E) Interface FPGA IP 8. Document Revision History for High Bandwidth Memory (HBM2E) Interface FPGA IP User Guide A. High Bandwidth Memory (HBM2E) Interface FPGA IP Quartus® Prime Software Flow
1. About the High Bandwidth Memory (HBM2E) Interface Agilex™ 7 FPGA IP User Guide x
1.1. Release Information
2. Introduction to High Bandwidth Memory x
2.1. HBM2E in Agilex™ 7 M-Series Devices 2.2. HBM2E DRAM Structure 2.3. Agilex™ 7 HBM2E Features 2.4. Agilex™ 7 M-Series HBM2E Controller Features 2.5. Agilex™ 7 M-Series FPGA HBM2E IP Device Family Support
3. Agilex™ 7 M-Series HBM2E Architecture x
3.1. Agilex™ 7 M-Series HBM2E Introduction 3.2. Agilex™ 7 M-Series Hard Memory NoC Subsystem 3.3. Address Mapping of the HBM2E Targets 3.4. Agilex™ 7 M-Series UIB Architecture 3.5. Agilex™ 7 M-Series HBM2E Controller Architecture
3.5. Agilex™ 7 M-Series HBM2E Controller Architecture x
3.5.1. Agilex™ 7 M-Series HBM2E Controller Details
4. Creating and Parameterizing the High Bandwidth Memory (HBM2E) Interface FPGA IP x
4.1. Creating an Quartus® Prime Pro Edition Project for High Bandwidth Memory (HBM2E) Interface FPGA IP 4.2. Parameterizing the High Bandwidth Memory (HBM2E) Interface FPGA IP
4.2. Parameterizing the High Bandwidth Memory (HBM2E) Interface FPGA IP x
4.2.1. General Parameters for High Bandwidth Memory (HBM2E) Interface FPGA IP 4.2.2. Example Design Parameters for High Bandwidth Memory (HBM2E) Interface FPGA IP 4.2.3. Modifying Your Pin Assignments to Choose the Physical Location of the HBM2E Device
5. High Bandwidth Memory (HBM2E) Interface FPGA IP Interface x
5.1. High Bandwidth Memory (HBM2E) Interface FPGA IP High Level Block Diagram 5.2. High Bandwidth Memory (HBM2E) Interface FPGA IP Controller Interface Signals 5.3. User AXI Interface Timing 5.4. Platform Designer-Only Interface 5.5. User Accesses to the HBM2E Controller
5.2. High Bandwidth Memory (HBM2E) Interface FPGA IP Controller Interface Signals x
5.2.1. Reset, Clock, and Calibration Status Signals 5.2.2. Requirement and Timing of the hbm_reset_n Signal 5.2.3. 'Do not connect' Signals 5.2.4. Asynchronous HBM2E Controller Signals 5.2.5. AXI4 Interface Signals 5.2.6. AXI4-Lite Interface
5.3. User AXI Interface Timing x
5.3.1. AXI Write Transaction 5.3.2. AXI Read Transaction
5.5. User Accesses to the HBM2E Controller x
5.5.1. Initialization Control Register and Initialization Status Register 5.5.2. Thermal Status Register 5.5.3. ECC Error Counters Register 5.5.4. Error Login Registers 5.5.5. Error Injection Registers
6. High Bandwidth Memory (HBM2E) Interface FPGA IP Performance x
6.1. High Bandwidth Memory (HBM2E) Interface FPGA IP Controller Performance 6.2. High Bandwidth Memory (HBM2E) Interface FPGA IP System Performance
6.1. High Bandwidth Memory (HBM2E) Interface FPGA IP Controller Performance x
6.1.1. High Bandwidth Memory (HBM2E) DRAM Bandwidth 6.1.2. High Bandwidth Memory (HBM2E) Interface FPGA IP Efficiency 6.1.3. High Bandwidth Memory (HBM2E) Interface FPGA IP Latency 6.1.4. High Bandwidth Memory (HBM2E) Interface FPGA IP Timing
7. Debugging the High Bandwidth Memory (HBM2E) Interface FPGA IP x
7.1. Debugging Guidelines for High Bandwidth Memory (HBM2E) Interface FPGA IP
A. High Bandwidth Memory (HBM2E) Interface FPGA IP Quartus® Prime Software Flow x
A.1. Initiators Placement Recommendations A.2. Simulating HBM2E User Designs
1. About the High Bandwidth Memory (HBM2E) Interface Agilex™ 7 FPGA IP User Guide
2. Introduction to High Bandwidth Memory
3. Agilex™ 7 M-Series HBM2E Architecture
4. Creating and Parameterizing the High Bandwidth Memory (HBM2E) Interface FPGA IP
5. High Bandwidth Memory (HBM2E) Interface FPGA IP Interface
6. High Bandwidth Memory (HBM2E) Interface FPGA IP Performance
7. Debugging the High Bandwidth Memory (HBM2E) Interface FPGA IP
8. Document Revision History for High Bandwidth Memory (HBM2E) Interface FPGA IP User Guide
A. High Bandwidth Memory (HBM2E) Interface FPGA IP Quartus® Prime Software Flow

8. Document Revision History for High Bandwidth Memory (HBM2E) Interface FPGA IP User Guide

Document Version Quartus® Prime Version IP Version Changes
2024.11.04 24.3 6.0.0
  • In the Introduction to High Bandwidth Memory chapter:
    • Added a sentence to the second paragraph.
    • Added a bullet point in the Agilex™ 7 HBM2E Features topic.
  • In the Creating and Parameterizing the HBM2E FPGA IP chapter:
    • Updated the Group: General / Quick Settings figure in the General Parameters for High Bandwidth Memory (HBM2E) Interface FPGA IP topic.
    • Modified the Data mode description in the Group: General / Data Configuration table, in the General Parameters for High Bandwidth Memory (HBM2E) Interface FPGA IP topic.
  • In the High Bandwidth Memory (HBM2E) Interface FPGA IP Interface chapter:
    • Upgraded the quality of figures in the following topics:
      • AXI4 Interface Signals.
      • User AXI Interface Timing.
      • AXI Write Transaction.
      • AXI Read Transaction.
  • Added a note to the bottom of the Requirement and Timing of the hbm_reset_n Signal topic.
2024.04.29 24.1 4.0.0
  • In the High Bandwidth Memory (HBM2E) Interface FPGA IP Interface chapter, added the Requirement and Timing of the hbm_reset_n Signal and Error Injection Registers topics.
  • In the High Bandwidth Memory (HBM2E) Interface FPGA IP Performance chapter, modified the High Bandwidth Memory (HBM2E) Interface FPGA IP Latency topic.
  • In the appendix, added content to the Initiators Placement Recommendations topic.
2023.12.04 23.4 3.0.0
  • In the Creating and Parameterizing chapter, added a Group: Example Designs / Performance Monitor table to the Example Design Parameters for High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP topic.
2023.10.02 23.3 2.0.0
  • In the Architecture chapter, added a DRAM Refresh Timing table to the Agilex™ 7 M-Series HBM2E Controller Details topic.
  • In the Creating and Parameterizing chapter, added four parameter descriptions to the first table in the Example Design Parameters for High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP topic.
  • In the High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP Interface chapter, modified certain values shown in the figure in the AXI4 Interface Signals topic.
  • Added the Debugging the High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP chapter.
2023.07.14 23.2 1.3.0 In the Architecture chapter, corrected a text label in the Block Diagram of Intel Agilex 7 M-Series HBM2E Implementation figure in the Intel Agilex 7 M-Series UIB Architecture topic.
2023.06.26 23.2 1.3.0
  • In the Creating and Parameterizing chapter, modified the description of the AXI4-Lite support parameter in Table 10.
  • In the High Bandwidth Memory (HBM2E) Interface Intel® FPGA IP Interface chapter:
    • In the Platform Designer-Only Interface topic, removed a note and modified the description of HBM2E pseudo-channel target NoC naming.
    • Added content to the User Access to the HBM2E Controller topic.
  • Added a new System Performance topic to the Performance chapter.
2023.04.21 23.1 1.2.0 Initial release.
Level Two Title