External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP Design Example User Guide

ID 772632
Date 12/04/2023
Document Table of Contents
Give Feedback

3.2. Simulation Design Example

The simulation design example contains the major blocks shown in the following figure.
  • An instance of the synthesis design example. As described in the previous section, the synthesis design example contains a traffic generator and an instance of the memory interface.
  • A memory model, which acts as a generic model that adheres to the memory protocol specifications. Frequently, memory vendors provide simulation models for their specific memory components that you can download from their websites.
Figure 40.  Simulation Design Sync Fabric Mode
Simulation Design Sync Fabric Mode
Figure 41.  Simulation Design Async Fabric Mode
Simulation Design Async Fabric Mode
Figure 42.  Simulation Design NOC Mode

Simulation Design NOC Mode

Note: You must place ref_clk_usr_pll. Refer to the Intel Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide for information on how to add NoC connectivity and address mapping to the simulation netlist.

If a user PLL shares an I/O bank with EMIF, you may additionally need to specify an operating voltage I/O standard. The voltage of the pin depends on the operating voltage of the EMIF occupying that bank, which, in turn, depends on the memory protocol, as follows:

  • DDR4 = 1.2V
  • DDR5 = 1.1V
  • LPDDR5 = 0.7V

For example, for a PLL whose reference clock is in the same bank as a DDR5 EMIF, the assignment show look like this:

set_instance_assignment -name IO_STANDARD "1.1V True Differential Signaling" -to "ref_clk_usr_pll"