Intel® FPGA AI Suite: SoC Design Example User Guide

ID 768979
Date 12/01/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Layout Transform Considerations

Pixels are typically 8-bit integer values, and the Intel® FPGA AI Suite requires FP16 values. As well as the c_vector padding, the layout transformation module converts the integer values to floating-point values.

The S2M example is a video-oriented demonstration. For networks such as ResNet50, the input pixel data must further be manipulated with a "mean" and "variance" value. The layout transformation module performs basic operation of Y=A*B+C operation on each pixel to meet the needs of a ResNet50 graph trained for ImageNet.