AN 987: Static Update Partial Reconfiguration Tutorial: for Intel® Agilex™ F-Series FPGA Development Board
ID
749443
Date
10/24/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2.5.1. Step 1: Getting Started
2.5.2. Step 2: Create Design Partitions
2.5.3. Step 3: Allocate Placement and Routing Regions
2.5.4. Step 4: Define Personas
2.5.5. Step 5: Create Revisions
2.5.6. Step 6: Compile the Base Revision
2.5.7. Step 7: Set Up PR Implementation Revisions
2.5.8. Step 8: Change the SUPR Logic
2.5.9. Step 9: Program the Board
2.5.10. Modifying the SUPR Partition
2.5.5.1. Setting the Base Revision
Follow these steps to set blinking_led as the base revision:
- Click Project > Revisions.
- For Revision Type, select Partial Reconfiguration - Base.
##blinking_led.qsf set_global_assignment -name REVISION_TYPE PR_BASE