Nios® V Processor Software Developer Handbook

ID 743810
Date 7/20/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.6.6.3. Logging Levels

An additional preprocessor symbol, ALT_LOG_FLAGS, can be set to provide some grouping for the extra logging options. ALT_LOG_FLAGS implements logging levels based on performance impact. With higher logging levels, the Intel FPGA logging options take more processor time.
Table 25.   ALT_LOG_FLAGS Logging Levels
Logging Level Logging
0 Boot log (default)
1 Level 0 plus system clock log and JTAG startup log
2 Level 1 plus JTAG interval log and write echo
3 Level 2 plus JTAG ISR log
-1 Silent mode—No Intel FPGA logging
Note: You can use logging level -1 to turn off logging without changing the program footprint. The logging code is still present in your executable image, as determined by other logging options chosen. This is useful when you wish to switch the log output on or off without disturbing the memory map.

Because each logging option is controlled by an independent preprocessor symbol, individual options in the logging levels can be overridden.