MACsec Intel® FPGA IP User Guide

ID 736108
Date 10/21/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.2. Multi Interface Buffering Muxing/Demuxing

The diagram below illustrates the Multi Interface Buffering Mux/Demux block diagram. The MACsec User Interface is capable of supporting a maximum of 32 AXI-ST ports in both Tx and Rx directions. Each AXI-ST port goes through the programmable pipeline logic within the block. Depending on the connections of the user interface at the system Level, each port can support either encryption, decryption or bypass operation.

Figure 21. Multi Interface Buffering Muxing/Demuxing