Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide

ID 730783
Date 9/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.3. Setting Debug Configurations and Downloading Arm* HPS Project Using RiscFree* IDE

To debug the project, follow these steps:

  1. Right click on the project directory and select Debug > Debug Configurations.
  2. Select Ashling Arm Hardware Debugging > cortex-a53-sum. Ensure the Project and C/C++ Application match with your project name and your project .elf file respectively.
  3. Under the Debugger tab, set these settings:
    • Debug probe: 1 (USB-Blaster II) — Select the connected device
    • Transport type: JTAG
    • JTAG/SWD frequency: 16 MHz
    • Target device: Agilex
    • Core selection: Can select any core between 0 to 3
    Figure 9. Debugger Settings for Intel® Agilex™ Arm* Cortex* -A53 Core
    Note: The default settings for the current example design in the RiscFree* IDE are configured based on Intel® Agilex™ device.

    If you are using a different Arm* architecture, select the Arm* GNU debugger (GDB) (select GDB Client Setup > Executable name) manually.

    • 64-bit ELFs: ${eclipse_home}/../toolchain/Arm/aarch64-none-elf/bin/aarch64-none-elf-gdb.exe
    • 32-bit ELFs: ${eclipse_home}/../toolchain/Arm/arm-none-eabi/bin/arm-none-eabi-gdb.exe
  4. Click Debug. RiscFree* IDE downloads the program to the target and you can find the console prints as shown in the following diagram.
    Figure 10.  RiscFree* IDE after Program is Downloaded and System is Ready for Debug
  5. Refer to the Debugging with RiscFree* IDE section for further debugging.