Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide

ID 730783
Date 9/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2. Processor System Debug

This section is a generic debugging section where the debugging steps are the same for Nios® V and Arm* HPS debugging.

Follow the guidelines in this section to start debugging the program using GUI or the GDB console after completing the steps from the following sections:

  • Setting Debug Configurations and Downloading Nios® V Project Using RiscFree* IDE
  • Setting Debug Configurations and Downloading Arm* HPS Project Using RiscFree* IDE