Nios® V Embedded Processor Design Handbook

ID 726952
Date 1/27/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.9.1. Nios® V Processor Application Executes in-place from TCM

The tightly coupled memories are initialized during FPGA configuration with data from a Nios® V processor application image. This data is built into the FPGA configuration bitstream. This process eliminates the need for a boot copier, as the Nios® V processor application is already in place at system reset.

Figure 144.  Nios® V Processor Application Executes In-Place from TCM when FPGA Device Configured from QSPI Flash
Figure 145. Design, Configuration, and Booting Flow