A newer version of this document is available. Customers should click here to go to the newest version.
1. Quick Start Guide 2. Detailed Description for CPRI Multirate Design Example 3. Detailed Description for Ethernet Multirate Design Example 4. Detailed Description for PMA/FEC Direct PHY Multirate Design Example 5. Detailed Description for Ethernet to CPRI Design Example 6. F-Tile Dynamic Reconfiguration Design Example User Guide Archives 7. Document Revision History for F-Tile Dynamic Reconfiguration Design Example User Guide
2.1.3. CPRI Multirate Design Example: Reset Scheme
The i_reconfig_reset signal resets the soft registers of CPRI Multirate Intel FPGA IP core and Dynamic Reconfiguration Controller IP. After power up and before starting dynamic reconfiguration sequences, this reset is asserted and released once. This reset must not be asserted afterwards.
The datapath resets, i_rst_n, i_tx_rst_n, and i_rx_rst_n must be asserted when performing the dynamic reconfiguration.
Did you find the information on this page useful?