AN 952: Intel® Arria® 10 and Intel® Stratix® 10 HDMI 2.1 System Design Guidelines

Download
ID 709310
Date 6/21/2022
Public
Document Table of Contents
Document Table of Contents x
1. Terms and Acronyms 2. Introduction 3. Prerequisites and Scope 4. System Design Guidelines Requirements 5. HDMI 2.1 Compliance Test Specification 6. Future System Level Optimization 7. Document Revision History for AN 952: Intel® Arria® 10 and Intel® Stratix® 10 HDMI 2.1 System Design Guidelines
4. System Design Guidelines Requirements x
4.1. Enabling PCB panel design 4.2. PCB Best Practices 4.3. System Link Budgeting Recommendations
4.3. System Link Budgeting Recommendations x
4.3.1. FPGA TX Settings 4.3.2. FPGA RX Settings
4.3.2. FPGA RX Settings x
4.3.2.1. Intel® Stratix® 10-specific RX Feature
5. HDMI 2.1 Compliance Test Specification x
5.1. Protocol IP Compliance Test Specification 5.2. Electrical Compliance Test Specification 5.3. Performance and Cost Considerations
6. Future System Level Optimization x
6.1. Availability of Redrivers or Retimers 6.2. The Intel® Agilex™ Platform
1. Terms and Acronyms
2. Introduction
3. Prerequisites and Scope
4. System Design Guidelines Requirements
5. HDMI 2.1 Compliance Test Specification
6. Future System Level Optimization
7. Document Revision History for AN 952: Intel® Arria® 10 and Intel® Stratix® 10 HDMI 2.1 System Design Guidelines

1. Terms and Acronyms

Updated for:
Intel® Quartus® Prime Design Suite 22.2
Table 1.  Acronyms
Term Definition
ALA Advanced Link Analyzer
ATXPLL ATX Phase Lock Loop
BUJ Bounded, Uncorrelated Jitter
CTS Compliance Test Suite
DDC Display Data Channel
DJ Deterministic Jitter
ESD Electrostatic Discharge
FMC FPGA Mezzanine Connector
FPLL Fractional Phase Lock Loop
FR4 PCB dielectric material
FRL Fixed Rate Link
PCA Power over Cable Assembly
PCB Printed Circuit Board
PJ Periodic Jitter
QSF Quartus Settings File
RJ Random Jitter
Rogers PCB dielectric material
SDG System Design Guidelines
SJ Sinusoidal Jitter
TI Texas Instruments
TMDS Transition Minimized Differential Signaling
TP1 Test Point 1
TTK Transceiver Toolkit
TTM Time to Market
Vpp Peak-to-Peak Voltage
WCM Worsecase Cable Model
Z Impedance
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message