E-Tile Hard IP Intel Agilex® 7 Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration

ID 683860
Date 5/26/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Clocking Scheme

Figure 39. Clocking Scheme for 24G CPRI with RS-FEC Dynamic Reconfiguration Design Example
Figure 40. Clocking Scheme for 9.8G CPRI Dynamic Reconfiguration Design Example

Did you find the information on this page useful?

Characters remaining:

Feedback Message