AN 784: Partial Reconfiguration over PCI Express* Reference Design for Intel® Arria® 10 Devices
ID
683856
Date
9/24/2018
Public
1.1. Reference Design Overview
1.2. Getting Started
1.3. Reference Design Components
1.4. Compiling the Reference Design
1.5. Testing the Reference Design
1.6. Extending the Reference Design with Custom Persona
1.7. Document Revision History for AN 784: Partial Reconfiguration over PCI Express* Reference Design for Intel® Arria® 10 Devices
1.3.1.3. Design Top
This component forms the core of the design, and includes the following:
- Reset logic
- PR region
- Partial Reconfiguration IP core
- Clock crossing and pipe-lining for Avalon® -MM Transactions
- System description ROM
- PLL