eCPRI Intel® FPGA IP Design Example User Guide

Download PDF
ID 683837
Date 10/01/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Design Example Description 3. eCPRI Intel® FPGA IP Design Example User Guide Archives 4. Document Revision History for eCPRI Intel® FPGA IP Design Example User Guide A. Generating and Downloading the Executable and Linking Format (.elf) Programming File
1. Quick Start Guide x
1.1. Hardware and Software Requirements 1.2. Generating the Design 1.3. Directory Structure 1.4. Simulating the Design Example Testbench 1.5. Compiling the Compilation-Only Project 1.6. Compiling and Configuring the Design Example in Hardware 1.7. Testing the eCPRI Intel FPGA IP Design Example
1.4. Simulating the Design Example Testbench x
1.4.1. Enabling Dynamic Reconfiguration to the Ethernet IP
2. Design Example Description x
2.1. Features 2.2. Hardware Design Example 2.3. Simulation Design Example 2.4. Interface Signals 2.5. Design Example Register Map
1. Quick Start Guide
2. Design Example Description
3. eCPRI Intel® FPGA IP Design Example User Guide Archives
4. Document Revision History for eCPRI Intel® FPGA IP Design Example User Guide
A. Generating and Downloading the Executable and Linking Format (.elf) Programming File

1.1. Hardware and Software Requirements

To test the example design, use the following hardware and software:
  • Intel® Quartus® Prime Pro Edition software version 21.2
  • System Console
  • Supported Simulators:
    • Siemens* EDA ModelSim* SE
    • Synopsys* VCS*
    • Synopsys* VCS* MX
    • Aldec* Riviera-PRO*
    • Cadence* Xcelium*
  • Development Kit:
    • Intel® Agilex™ F-Series Transceiver-SoC Development Kit
    • Intel® Stratix® 10 GX Transceiver Signal Integrity Development Kit for the H-tile device variation design example
    • Intel® Stratix® 10 TX Transceiver Signal Integrity Development for the E-tile device variation design example
    • Intel® Arria® 10 GX Transceiver Signal Integrity Development Kit
Note: Hardware design example support for Intel® Agilex™ F-tile device variations will be available in a future version of the Intel® Quartus® Prime Pro Edition software.
Related Information
Level Two Title