AN 294: Crosspoint Switch Matrices in Altera MAX Series

Download PDF
ID 683806
Date 9/22/2014
Public
Document Table of Contents
Document Table of Contents x
1. Crosspoint Switch Matrices in Altera MAX Series
1. Crosspoint Switch Matrices in Altera MAX Series x
1.1. Crosspoint Switches Using Supported Altera Devices 1.2. Implementation 1.3. Document Revision History
1.1. Crosspoint Switches Using Supported Altera Devices x
1.1.1. 16 × 16 Crosspoint Switch 1.1.2. Customized Crosspoint Switch
1.1.1. 16 × 16 Crosspoint Switch x
1.1.1.1. 16 × 16 Crosspoint Switch Architecture 1.1.1.2. Signals 1.1.1.3. Switch Matrix 1.1.1.4. Address Decoder 1.1.1.5. Configuration 1.1.1.6. Crosspoint Switch Expansion
1.1.1.6. Crosspoint Switch Expansion x
1.1.1.6.1. Source Code Modification 1.1.1.6.2. Multiple Device Implementation
1.1.2. Customized Crosspoint Switch x
1.1.2.1. Customized Crosspoint Switch Architecture 1.1.2.2. Configuration
1.2. Implementation x
1.2.1. Design Example: 16 × 16 Crosspoint Switch 1.2.2. Design Example: Customized Crosspoint Switch
1.2.1. Design Example: 16 × 16 Crosspoint Switch x
1.2.1.1. Reference Design Files Hierarchy 1.2.1.2. Reference Design Files 1.2.1.3. Design Utilization 1.2.1.4. Crosspoint Switch Expansion 1.2.1.5. Design Verification
1.2.2. Design Example: Customized Crosspoint Switch x
1.2.2.1. Cutomized Crosspoint Switch Configuration 1.2.2.2. Design Utilization 1.2.2.3. Design Verification
1. Crosspoint Switch Matrices in Altera MAX Series

1.2.1.3. Design Utilization

Table 5.  16 × 16 Crosspoint Switch Design Utilization for 10M08SAE144C8GES Device
Resource Available Used Utilization
Logice Elements 8064 262 3%
Registers 8064 128 3%
I/O pins 101 44 43%
Table 6.  16 × 16 Crosspoint Switch Design Utilization for EPM570F256C3 Device
Resource Available Used Utilization
Logic Cells 570 258 45%
Flipflops 570 128 22%
I/O pins 160 44 27%
Table 7.  16 × 16 Crosspoint Switch Design Utilization for EPM3256ATC144 Device
Resource Available Used Utilization
Macrocells 256 192 75%
Flipflops 256 128 50%
I/O pins 116 44 38%
Shareable Expanders 256 0 0%
Parallel Expanders 240 48 20%
Level Two Title