F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide

ID 683804
Date 1/30/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.6. Compiling and Configuring the Design Example in Hardware

To compile the hardware design example and configure it on your Intel device, follow these steps:
  1. Ensure hardware design example generation is complete.
  2. In the Intel® Quartus® Prime Pro Edition software, navigate to the Intel® Quartus® Prime project directory eth_f_0_example_design/hardware_test_design/.
  3. Open the Intel® Quartus® Prime project:
    quartus eth_f_hw.qpf &
  4. On the Processing menu, click Start Compilation.
  5. After successful compilation, a .sof file is available in <design_example_directory>/hardware_test_design/output_files.
  6. Connect the Agilex I-Series Transceiver-SoC Development Kit to the host computer.
  7. On the Tools menu, click Programmer.
  8. In the Programmer, click Hardware Setup.
  9. Select a programming device.
  10. Select and add the Development Kit to which your Intel® Quartus® Prime Pro Edition session can connect.
  11. Ensure that Mode is set to JTAG.
  12. Select the device and click Add Device. The Programmer displays a block diagram of the connections between the devices on your board.
  13. In the row with your .sof, check the Program/Configure box for the .sof file.
  14. Click Start.