Serial Lite IV Intel® FPGA IP User Guide

ID 683655
Date 10/02/2023
Document Table of Contents

3.2.2. RX MII Decoder

This block identifies if incoming data contains control word and alignment markers.

The RX MII decoder outputs data in the form of 1-bit valid, 1-bit marker indicator, 1-bit control indicator, and 64-bit data per lane.