DisplayPort Intel® Cyclone 10 GX FPGA IP Design Example User Guide

Download PDF
ID 683603
Date 9/28/2020
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. DisplayPort Intel® FPGA IP Design Example Quick Start Guide 2. Parallel Loopback Design Examples 3. DisplayPort Intel® Cyclone® 10 GX FPGA IP Design Example User Guide Archives 4. Revision History for DisplayPort Intel® Cyclone® 10 GX FPGA IP Design Example User Guide
1. DisplayPort Intel® FPGA IP Design Example Quick Start Guide x
1.1. Directory Structure 1.2. Hardware and Software Requirements 1.3. Generating the Design 1.4. Simulating the Design 1.5. Compiling and Testing the Design 1.6. DisplayPort Intel® FPGA IP Design Example Parameters
1.5. Compiling and Testing the Design x
1.5.1. Regenerating ELF File
2. Parallel Loopback Design Examples x
2.1. Intel® Cyclone® 10 GX DisplayPort SST Parallel Loopback Design Features 2.2. Intel® Cyclone® 10 GX DisplayPort MST Parallel Loopback Design Features 2.3. Enabling Adaptive Sync Support 2.4. Design Components 2.5. Clocking Scheme 2.6. Interface Signals and Parameter 2.7. Hardware Setup 2.8. Simulation Testbench 2.9. DisplayPort Transceiver Reconfiguration Flow 2.10. Transceiver Lane Configurations
1. DisplayPort Intel® FPGA IP Design Example Quick Start Guide
2. Parallel Loopback Design Examples
3. DisplayPort Intel® Cyclone® 10 GX FPGA IP Design Example User Guide Archives
4. Revision History for DisplayPort Intel® Cyclone® 10 GX FPGA IP Design Example User Guide

2. Parallel Loopback Design Examples

The DisplayPort Intel® FPGA IP design examples demonstrate parallel loopback from DisplayPort RX instance to DisplayPort TX instance with or without a Pixel Clock Recovery (PCR) module.
Table 7.   DisplayPort Intel® FPGA IP Design Example for Intel® Cyclone® 10 GX Devices
Design Example Designation Data Rate Channel Mode Loopback Type
DisplayPort SST parallel loopback with PCR DisplayPort SST HBR3, HBR2, HBR, and RBR Simplex Parallel with PCR
DisplayPort SST parallel loopback without PCR DisplayPort SST HBR3, HBR2, HBR, and RBR Simplex Parallel without PCR
DisplayPort MST parallel loopback with PCR DisplayPort MST HBR3, HBR2, HBR, and RBR Simplex Parallel with PCR
DisplayPort MST parallel loopback without PCR DisplayPort MST HBR3, HBR2, HBR, and RBR Simplex Parallel without PCR
Level Two Title