Intel® Stratix® 10 General Purpose I/O User Guide

ID 683518
Date 9/29/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.2.3. Data Interface Signals and Corresponding Clocks

Table 33.  Data Interface Signals and Corresponding Clocks
Signal Name Parameter Configuration Clock Signal Name
Register mode Half Rate logic Separate input/output Clocks
din
  • Simple Register
  • DDIO
Off Off ck
DDIO On Off ck_hr
  • Simple Register
  • DDIO
Off On ck_in
DDIO On On ck_hr_in
  • dout
  • oe
  • Simple Register
  • DDIO
Off Off ck
DDIO On Off ck_hr
  • Simple Register
  • DDIO
Off On ck_out
DDIO On On ck_hr_out
  • sclr
  • sset
  • All pad signals
  • Simple Register
  • DDIO
Off Off ck
DDIO On Off ck_fr
  • Simple Register
  • DDIO
Off On
  • Input path: ck_in
  • Output path: ck_out
DDIO On On
  • Input path: ck_fr_in
  • Output path: ck_fr_out