Visible to Intel only — GUID: rku1522581481513
Ixiasoft
1.1. Release Information
1.2. Device Family Support
1.3. Signals
1.4. Parameters
1.5. Register Map
1.6. Using Generic Serial Flash Interface Intel® FPGA IP
1.7. Generic Serial Flash Interface Intel® FPGA IP Reference Design
1.8. Flash Access Using the Generic Serial Flash Interface Intel® FPGA IP
1.9. Intel HAL Driver
1.10. Generic Serial Flash Interface Intel® FPGA IP User Guide Archives
1.11. Document Revision History for the Generic Serial Flash Interface Intel® FPGA IP User Guide
Visible to Intel only — GUID: rku1522581481513
Ixiasoft
1. Generic Serial Flash Interface Intel® FPGA IP User Guide
Updated for: |
---|
Intel® Quartus® Prime Design Suite 22.2 |
IP Version 20.2.1 |
The Generic Serial Flash Interface Intel® FPGA IP provides access to Serial Peripheral Interface (SPI) flash devices. The Generic Serial Flash Interface IP is a more efficient alternative compared to the ASMI Parallel Intel® FPGA IP and ASMI Parallel II Intel® FPGA IP. The Generic Serial Flash Interface Intel® FPGA IP supports Intel® configuration devices as well as flash from different vendors. Intel® recommends you to use the Generic Serial Flash Interface Intel® FPGA IP for new designs.
You can use the Generic Serial Flash Interface Intel® FPGA IP to write the following data to the flash device:
- Configuration memory 1—configuration data for Active Serial (AS) configuration scheme.
- General purpose memory— application-specific data.
The Generic Serial Flash Interface IP supports the following features:
- Single, dual or quad I/O mode.
- Direct flash access via the Avalon® memory-mapped slave interface which allows a processor such as Nios® II to directly execute codes from the flash.
- Up to 3 flash device support ( Intel® Arria® 10 devices, Intel® Cyclone® 10 GX devices, and other FPGA devices with flashes that are connected to the FPGA GPIO pins).
- IP control register for accessing flash control and status registers.
- Programmable clock generator with run-time baud rate change for flash device clock.
- Programmable chip select delay.
- Read data capturing logic when running with high frequency.
- FPGA active serial memory interface (ASMI) block atom connection to the active serial (AS) pins or export to FPGA I/O pins.
Section Content
Release Information
Device Family Support
Signals
Parameters
Register Map
Using Generic Serial Flash Interface Intel FPGA IP
Generic Serial Flash Interface Intel FPGA IP Reference Design
Flash Access Using the Generic Serial Flash Interface Intel FPGA IP
Intel HAL Driver
Generic Serial Flash Interface Intel FPGA IP User Guide Archives
Document Revision History for the Generic Serial Flash Interface Intel FPGA IP User Guide
Related Information
1 The supported flash devices for configuration memory are, EPCQ, EPCQ-A, EPCQ-L, and Micron* MT25Q (256Mb to 2Gb) devices.
Did you find the information on this page useful?
Feedback Message
Characters remaining: