Intel® Stratix® 10 Avalon® Streaming (Avalon-ST) IP for PCIe* Design Example User Guide

Download PDF
ID 683361
Date 3/07/2022
Public
Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Design Example Description A. Document Revision History for the Intel® Stratix® 10 Avalon® -ST Hard IP for PCIe* Design Example User Guide
1. Quick Start Guide x
1.1. Design Components 1.2. Hardware and Software Requirements 1.3. Directory Structure 1.4. Generating the Design Example 1.5. Simulating the Design Example 1.6. Compiling the Design Example and Programming the Device 1.7. Installing the Linux Kernel Driver 1.8. Running the Design Example Application
2. Design Example Description x
2.1. Functional Description for PIO Design Example 2.2. Serial Data Signals 2.3. Registers
A. Document Revision History for the Intel® Stratix® 10 Avalon® -ST Hard IP for PCIe* Design Example User Guide x
A.1. Intel® Stratix® 10 Avalon® Streaming (Avalon-ST) IP for PCIe* Design Example User Guide Revision History
1. Quick Start Guide
2. Design Example Description
A. Document Revision History for the Intel® Stratix® 10 Avalon® -ST Hard IP for PCIe* Design Example User Guide

1.4. Generating the Design Example

Follow these steps to generate your design:
Figure 4. Procedure
  1. In the Intel® Quartus® Prime Pro Edition software, create a new project (File > New Project Wizard).
  2. Specify the Directory, Name, and Top-Level Entity.
  3. For Project Type, accept the default value, Empty project. Click Next.
  4. For Add Files click Next.
  5. For Family, Device & Board Settings under Family, select Intel® Stratix® 10 (GX/SX/MX/TX) and the Target Device for your design.
  6. Click Finish.
  7. In the IP Catalog, locate and add the Intel L-/H-Tile Avalon-ST for PCI Express IP.
  8. In the New IP Variant dialog box, specify a name for your IP. Click Create.
  9. On the IP Settings tabs, specify the parameters for your IP variation.
  10. On the Example Designs tab, make the following selections:
    1. For Available Example Designs, select PIO. This example design is for Endpoints only. No Root Port example design is available for the Intel® Stratix® 10 Avalon® Streaming (Avalon-ST) IP for PCIe in the current Intel® Quartus® Prime release.
    2. For Example Design Files, turn on the Simulation and Synthesis options. If you do not need these simulation or synthesis files, leaving the corresponding option(s) turned off significantly reduces the example design generation time.
    3. If you have selected a x16 configuration, for Select simulation Root Complex BFM, choose the appropriate BFM:
    4. For Generated HDL Format, only Verilog is available in the current release.
    5. For Target Development Kit, select the appropriate option.
      Note: If you select None, the generated design example targets the device you specified in Step 5 above. You cannot change the pin allocations of the Intel L-/H-Tile Avalon-MM for PCI Express IP in the Intel® Quartus® Prime project. However, this IP does support lane reversal and polarity inversion on the PCB by default.
  11. Click Finish. You may save your .ip file when prompted, but it is not required to be able to use the example design.
  12. The prompt, Recent changes have not been generated. Generate now?, allows you to create files for simulation and synthesis of the IP core variation that you specified in Step 9 above. Click No if you only want to work with the design example you have generated.
  13. Close the dummy project.
  14. Open the example design project.
  15. Compile the example design project to generate the .sof file for the complete example design. This file is what you download to a board to perform hardware verification.
  16. Close your example design project.
Related Information
Level Two Title