If your design targets Stratix® V or Arria® V GZ devices, the transceiver reconfiguration controller is not included in the generated IP. To create a complete system, refer to the design example block diagram on how to connect the transceiver reconfiguration controller.
Note: If your design targets Intel® Arria® 10, Intel® Cyclone® 10 GX and Intel® Stratix® 10 devices, the transceiver reconfiguration functionality is embedded inside the transceivers. The phy_mgmt bus interface connects directly to the Avalon® memory-mapped dynamic reconfiguration interface of the embedded Intel® Arria® 10, Intel® Cyclone® 10 GX and Intel® Stratix® 10 Native PHY IP. This interface is provided at the top level. For Quartus compilation design, create clock constraints for the phy_mgmt_clk and reconfig_to_xcvr (for Stratix® V and Arria® V GZ) signals to avoid unconstrained clock warnings.