HDMI Intel® Cyclone® 10 GX FGPA IP Design Example User Guide

ID 683309
Date 1/26/2024

A newer version of this document is available. Customers should click here to go to the newest version.

1.5. Compiling and Testing the Design

To compile and run a demonstration test on the hardware example design, follow these steps:
  1. Ensure hardware example design generation is complete.
  2. Launch the Intel® Quartus® Prime Pro Edition software and open <project directory>/quartus/c10_hdmi2_demo.qpf.
  3. Click Processing > Start Compilation.
  4. After successful compilation, a .sof file will be generated in the <project directory>/quartus/output_files folder.
  5. In the Clock Controller, set the OUT7 frequency of Si5332 to 100 MHz.
  6. Connect to the on-board FMC (J7) Bitec HDMI 2.0 FMC Daughter Card.
  7. Connect TX (P1) of the Bitec HDMI 2.0 FMC Daughter Card to an external video source.
  8. Connect RX (P2) of the Bitec HDMI 2.0 FMC Daughter Card to an external video sink or video analyzer.
  9. Ensure all switches on the development board are in default position.
  10. Configure the selected Intel® Cyclone® 10 GX device on the development board using the generated .sof file (Tools > Programmer ).
  11. The analyzer should display the video generated from the source.