F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide

Download PDF
ID 683281
Date 12/04/2023
Public
Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Design Example Description 3. F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide Archives 4. Document Revision History for F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide
1. Quick Start Guide x
1.1. Hardware and Software Requirements 1.2. Generating the Design 1.3. Directory Structure 1.4. Simulating the Design Example 1.5. Compiling the Compilation-Only Project 1.6. Compiling and Configuring the Design Example in Hardware 1.7. Testing the Hardware Design Example 1.8. Transceiver Toolkit
1.4. Simulating the Design Example x
1.4.1. Simulating the Design Example Testbench 1.4.2. Simulating the Design Example Testbench Simplified Model
2. Design Example Description x
2.1. Features 2.2. Design Example Components 2.3. Simulation Design Example 2.4. Hardware Design Example 2.5. Interface Signals 2.6. Design Example Registers
2.2. Design Example Components x
2.2.1. Packet Client 2.2.2. Round Trip Counter 2.2.3. Sources and Probes 2.2.4. Avalon® Memory-Mapped Decoder 2.2.5. JTAG Host 2.2.6. IOPLL 2.2.7. System PLL
1. Quick Start Guide
2. Design Example Description
3. F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide Archives
4. Document Revision History for F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide

2.6. Design Example Registers

Table 25.  Design Example Registers
Channel Number Base Address

(Byte Address)

Register Type
0 0x00000000 CPRI PHY reconfiguration interface registers for Channel 0
0x00100000 Datapath Avalon® memory-mapped interface registers for Channel 0
0x00200000 PMA Avalon® memory-mapped interface registers for Channel 0
1 2 0x01000000 CPRI PHY reconfiguration interface registers for Channel 1
0x01100000 Datapath Avalon® memory-mapped interface registers for Channel 1
0x01200000 PMA Avalon® memory-mapped interface registers for Channel 1
22 0x02000000 CPRI PHY reconfiguration registers for Channel 2
0x02100000 Datapath Avalon® memory-mapped interface registers for Channel 2
0x02200000 PMA Avalon® memory-mapped interface registers for Channel 2
32 0x03000000 CPRI PHY reconfiguration interface registers for Channel 3
0x03100000 Datapath Avalon® memory-mapped interface registers for Channel 3
0x03200000 PMA Avalon® memory-mapped interface registers for Channel 3
2 These registers are reserved if the channel is not used.
Level Two Title