Intel® High Level Synthesis Compiler Pro Edition: Best Practices Guide

ID 683152
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: gud1593102562765

Ixiasoft

Document Table of Contents

3.3. Methods of Hardware Design

Traditionally, you program an FPGA using a hardware description language (HDL) such as Verilog or VHDL. However, a recent trend is to use higher-level languages.

Higher levels of abstraction can reduce the design time and increase the portability of your design.

The sections that follow discuss how Intel® HLS Compiler maps high-level languages to a hardware datapath.