F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 8/19/2024
Public
Document Table of Contents

7.6.9. BFM Configuration Procedures

All Verilog HDL arguments are type integer and are input‑only unless specified otherwise.