F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 1/26/2024
Public
Document Table of Contents
Give Feedback

A.1.3. PCI Express Capability Structures

The layouts of the most basic Capability Structures are provided below. Refer to the PCI Express Base Specification for more information about these registers.

Figure 91. Power Management Capability Structure - Byte Address Offsets and Layout
Figure 92. MSI Capability Structure
Figure 93. PCI Express Capability Structure - Byte Address Offsets and LayoutIn the following table showing the PCI Express Capability Structure, registers that are not applicable to a device are reserved.
Figure 94. MSI-X Capability Structure
Figure 95. PCI Express AER Extended Capability Structure