GPIO IP User Guide: Arria® 10 and Cyclone® 10 GX Devices

ID 683136
Date 9/29/2025
Public
Document Table of Contents

1.8. GPIO FPGA IP Timing

The performance of the GPIO IP depends on the I/O constraints and clock phases. To validate the timing for your GPIO configuration, Altera recommends that you use the Timing Analyzer.