GPIO IP User Guide: Arria® 10 and Cyclone® 10 GX Devices
ID
683136
Date
9/29/2025
Public
1.1. Release Information for GPIO IP
1.2. GPIO IP Features
1.3. GPIO IP Data Paths
1.4. GPIO IP Interface Signals
1.5. Verifying Resource Utilization and Design Performance
1.6. GPIO FPGA IP Parameter Settings
1.7. Register Packing
1.8. GPIO FPGA IP Timing
1.9. GPIO FPGA IP Design Examples
1.10. IP Migration Flow for Arria® V, Cyclone® V, and Stratix® V Devices
1.11. GPIO IP User Guide Archives
1.12. Document Revision History for the GPIO IP User Guide: Arria® 10 and Cyclone® 10 GX Devices
1.4.3. Input and Output Bus High and Low Bits
The high and low bits in the input or output signals are included in the din and dout input and output buses.
Input Bus
For the din bus, if datain_h and datain_l are the high and low bits, with each width being datain_width:
- datain_h = din[(2 × datain_width - 1):datain_width]
- datain_l = din[(datain_width - 1):0]
For example, for din[7:0] = 8'b11001010:
- datain_h = 4'b1100
- datain_l = 4'b1010
Output Bus
For the dout bus, if dataout_h and dataout_l are the high and low bits, with each width being dataout_width:
- dataout_h = dout[(2 × dataout_width - 1):dataout_width]
- dataout_l = dout[(dataout_width - 1):0]
For example, for dout[7:0] = 8'b11001010:
- dataout_h = 4'b1100
- dataout_l = 4'b1010