Serial Lite III Streaming Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683055
Date 11/01/2021
Document Table of Contents Source User Clock - I/O PLL

The I/O PLL generates a user clock for sourcing data into the Serial Lite III Streaming IP core when configured in Advanced Clocking Mode.

Did you find the information on this page useful?

Characters remaining:

Feedback Message