F-Tile Ethernet Intel® FPGA Hard IP User Guide

ID 683023
Date 12/19/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1. Overview

Updated for:
Intel® Quartus® Prime Design Suite 22.4

The F-Tile Ethernet Intel® FPGA Hard IP is an Ethernet-based IP that includes a configurable, hardened protocol stack for Ethernet. The IP is compatible with the IEEE 802.3-2018 - IEEE Standard for Ethernet and the 25G/50G Ethernet Specification from the 25Gigabit Ethernet Consortium.

Table 1.  Features
Features Description
Ethernet modes with number of supported PMAs for each, where 10GE-1 is 10GE mode supporting one physical medium attachment (PMA) 1
  • 10GE-1
  • 25GE-1
  • 40GE-4
  • 50GE-2, 50GE-1
  • 100GE-4, 100GE-2, 100GE-1
  • 200GE-8, 200GE-4, 200GE-2
  • 400GE-8, 400GE-4
PMA types
  • FHT: up to four per tile 2
  • FGT: up to 16 per tile
IP core variations
  • Media Access Control (MAC) Avalon® ST
  • MAC segmented
  • Physical Coding Sublayer (PCS)
  • Optical Transportation Network (OTN)
  • Flexible Ethernet (FlexE)
Types of client interface
  • MAC Avalon® streaming interface
  • MAC segmented interface
  • Media Independent Interface (MII)
  • PCS66
Forward error correction (FEC) and Reed-Solomon FEC (RS-FEC)
  • IEEE 802.3 BASE-R Firecode (CL74)
  • IEEE 802.3 RS(528,514) (CL91)
  • IEEE 802.3 RS(544,514) (CL134)
  • Ethernet Technology Consortium (ETC) RS(272, 258)
Other
  • Support for the 1588 Precision Time Protocol (PTP)
  • Support for Auto-negotiation (AN) and Link training (LT)
  • Support for PCS lane re-ordering

The F-Tile Ethernet Intel® FPGA Hard IP core is available in the following configurations. For any variant, choose a MAC Avalon® streaming interface, a MAC segmented client interface, a PCS variation, a FlexE variation, or an OTN variation.

Table 2.  Variant Selection

FEC Selection supports the following FEC types:

  • No FEC: No FEC
  • CL74: IEEE 802.3 BASE-R Firecode (CL74)
  • CL91: IEEE 802.3 RS(528,514) (CL91)
  • CL134: IEEE 802.3 RS(544,514) (CL134)
  • ETC: Ethernet Technology Consortium ETC RS(272, 258)
Abbreviations:
  • MAC AvST: MAC Avalon® ST
  • MAC Seg: MAC Segmented
Ethernet Mode Modulation PMA Type FEC Selection MAC

AvST

MAC

Seg

PCS

(MII)

PCS

(OTN/FlexE)

PTP AN/

LT

No FEC CL74 CL91 CL134 ETC
10GE-1 NRZ FGT
25GE-1 NRZ

FGT

FHT

3

4

5

7

8

40GE-4 NRZ FGT
50GE-2 NRZ

FGT

FHT

6

7

50GE-1 PAM4

FGT

FHT

100GE-4 NRZ

FGT

FHT

6

7

100GE-2 PAM4

FGT

FHT

100GE-1 PAM4 FHT
200GE-8 NRZ FGT
200GE-4 PAM4

FGT

FHT

200GE-2 PAM4 FHT
400GE-8 PAM4 FGT
400GE-4 PAM4 FHT
Note: For reference about fractured type, refer to the Fracture Type Used by Mode table in the F-Tile Architecture User Guide.

F-Tile Ethernet Intel® FPGA Hard IP supports a variety of protocol implementations.

Table 3.  Supported Ethernet Protocols
Ethernet Channel Protocol Number of Lanes and Line Rate
10GE 10GBASE-KR 1x10.3125 Gbps NRZ lane for Copper Backplane
10GBASE-CR 1x10.3125 Gbps NRZ lane for Direct Attach Copper Cable
10GBASE-LR 1x10.3125 Gbps NRZ lane for optical fiber
25GE 25GBASE-KR 1x25.78125 Gbps NRZ lane for Copper Backplane
25GBASE-CR 1x25.78125 Gbps NRZ lane for Direct Attach Copper Cable
25GBASE-R 1x25.78125 Gbps NRZ lane based on the 25G Ethernet Consortium specification
25GAUI-1 1x25.78125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
40GE 40GBASE-KR4 4x10.3125 Gbps NRZ lanes for Copper Backplane
40GBASE-CR4 4x10.3125 Gbps NRZ lanes for Direct Attach Copper Cable
40GBASE-SR4 4x10.3125 Gbps NRZ lanes for optical fiber
50GE 50GBASE-KR1 1x53.125 Gbps NRZ lane for Copper Backplane
50GBASE-CR1 1x53.125 Gbps NRZ lane for Direct Attach Copper Cable
50GBASE-KR2 2x25.78125 Gbps NRZ lane for Copper Backplane
50GBASE-CR2 2x25.78125 Gbps NRZ lane for Direct Attach Copper Cable
50GAUI-1 1x53.125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
50GAUI-2 2x25.78125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
100GE 100GBASE-KR1 1x106.25 Gbps PAM4 lanes for Copper Backplane
100GBASE-CR1 1x106.25 Gbps PAM4 lanes for Direct Attach Copper Cable
100GBASE-KR2 2x53.125 Gbps PAM4 lanes for Copper Backplane
100GBASE-CR2 2x53.125 Gbps PAM4 lanes for Direct Attach Copper Cable
100GBASE-KR4 4x25.78125 Gbps Non-Return-to-Zero (NRZ) lanes for Copper Backplane
100GBASE-CR4 4x25.78125 Gbps NRZ lanes for Direct Attach Copper Cable
100GAUI-1 1x106.25 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
100GAUI-2 2x53.125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
100GAUI-4 4x26.5625 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
CAUI-2 2x53.125 Gbps PAM4 lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
CAUI-4 4x25.78125 Gbps NRZ lanes for Low Loss Links: Chip-to-Chip, Chip-to-Module
200GE 200GBASE-KR2 2x106.25 Gbps PAM4 lanes for Copper Backplane
200GBASE-CR2 2x106.25 Gbps PAM4 lanes for Direct Attach Copper Cable
200GBASE-KR4 4x53.125 Gbps PAM4 lanes for Copper Backplane
200GBASE-CR4 4x53.125 Gbps PAM4 lanes for Direct Attach Copper Cable
200GAUI-2 2x106.25 Gbps PAM4 for Low Loss Links: Chip-to-Chip or Chip-to-Module
200GAUI-4 4x53.125 Gbps PAM4 for Low Loss Links: Chip-to-Chip or Chip-to-Module
200GAUI-8 8x26.5265 Gbps PAM4 for Low Loss Links: Chip-to-Chip or Chip-to-Module
400GE 400GBASE-KR4 4x106.25 Gbps PAM4 lanes for Copper Backplane
400GBASE-CR4 4x106.25 Gbps PAM4 lanes for Direct Attach Copper Cable
400GAUI-4 4x106.25 Gbps PAM4 lanes for Low Loss Links: Chip-to-Chip or Chip-to-Module
400GBASE-KR8 8x53.125 Gbps PAM4 lanes for Copper Backplane (Ethernet Consortium)
400GBASE-CR8 8x53.125 Gbps PAM4 lanes for Direct Attach Copper Cable
400GAUI-8 8x53.125 Gbps PAM4 lanes for Low Loss Links: Chip-to-Chip or Chip-to-Module
1 Ethernet modes without specified number of supported lanes assume support for all available variations for that Ethernet mode.
2 Not all FHT PMAs are bonded out in every tile. Refer to the Intel® Agilex™ Device Family Pin Connection Guidelines and Intel® Agilex™ Device Overview for exact PMA bond-out information by tile location.
3 This Ethernet mode is also compliant with IEEE 802.3 25GBASE-R RS-FEC (CL108).
4 PTP is available for no FEC, IEEE 802.3 BASE-R Firecode (CL74), and IEEE 802.3 RS(528,514) (CL91).
5 PTP is not available for IEEE 802.3 RS(544,514) (CL134).
6 Auto-negotiation and link training is available for no FEC and IEEE 802.3 RS(528,514) (CL91).
7 Auto-negotiation and link training is not available for IEEE 802.3 RS(544,514) (CL134).
8 Auto-negotiation and link training is available for no FEC, IEEE 802.3 BASE-R Firecode (CL74), and IEEE 802.3 RS(528,514) (CL91).