Intel® Stratix® 10 DX FPGAs

Intel® Stratix® 10 DX FPGA and SoC FPGA devices enable next generation high bandwidth applications ranging from cache-coherent accelerators, custom servers for Cloud Service Providers (CSPs), and higher performance SmartNICs. They are the first FPGA devices to support Intel® Ultra Path Interconnect (Intel® UPI) for direct coherent connection to future select Intel® Xeon® Scalable processors. It also includes PCIe* Gen4 x16 interface for connection to 3rd Gen Intel® Xeon® Scalable Platform and support for select Intel® Optane™ DC persistent memory products.

See also: Intel® Stratix® 10 DX FPGAs Design Software, Design Store, Downloads, Documentation, Community, and Support

Intel® Stratix® 10 DX FPGAs

Intel® Stratix® 10 DX FPGA

View Intel® Stratix® 10 DX FPGAs and find product specifications, features, applications and more.

View product table

3 Products COMPARE ALL COMPARE NONE
Compare
Product Name
Status
Launch Date
Logic Elements (LE)
Digital Signal Processing (DSP) Blocks
Maximum Embedded Memory
Package Options
Price
Intel® Stratix® 10 DX 2800 FPGA Launched Q3'19 2753000 5760 244 Mb F2912
Intel® Stratix® 10 DX 2100 FPGA Launched Q3'19 2073000 3960 239.5 Mb F2597
Intel® Stratix® 10 DX 1100 FPGA Launched Q3'19 1325000 2592 114 Mb F1760
Show more Show less

Features & Benefits

View all features

Up to 2x More PCIe* Bandwidth Enabled Through Gen41

Coherent Connection to future select Intel® Xeon® Scalable processors and, faster connectivity through PCI Express* hard and soft intellectual property (IP) blocks in supports up to Gen4 x16 at 16GT/s per lane with port bifurcation: 2x8 endpoint or 4x4 rootport modes.

Up to 37% Lower Latency on Coherent Connection Through UPI2 3

Intel® Ultra Path Interconnect (Intel® UPI) hard IP with up to 20 lanes at 11.2GT/s for direct cache coherent connection to future select Intel® Xeon® Scalable processors.

Support for HBM2, SoC*, and Select Intel® Optane™ Persistent Memory

Intel® Stratix® 10 DX device variants come with up to 8GB of integrated High Bandwidth Memory 2 (HBM2) DRAM at 512GBps bandwidth or a 64 bit quad-core Arm* Cortex-A53 Hard Processor Subsystem, and support for select Intel® Optane™ DC persistent memory.

Enabling the Future of Networking

Intel® Stratix® 10 DX devices deliver Dual Mode modulation, 57.8 Gbps PAM 4, and 28.9 Gbps NRZ enabling early adoption of next generation data infrastructure and backward-compatibility with existing infrastructure in Network Functions Virtualization, Cloud Computing, and 5G Wireless industries.

Show more Show less

Introduction to Intel® Stratix® 10 DX FPGAs

Introducing Intel® Stratix® 10 DX FPGA for your high bandwidth and evolving data center requirements. It is the first FPGA to support Intel® Ultra Path Interconnect (UPI), PCIe* Gen4 x16 and select Intel® Optane™ DC persistent memory DIMMs. Watch this video to learn more!

Applications

SmartNIC Acceleration

  • Virtual switch.
  • Encryption.
  • Compression.

Memory Expansion

  • In-Memory database.
  • Cloud orchestration.
  • Search.
  • Analytics.

Data Center Disaggregation

  • DL CNN inference.
  • Machine learning.
  • Real-time transcoding.
  • Algorithm migration.

Show more Show less

Samples and Ordering

Learn more about how to buy Intel® Programmable solutions, explore available development kits, and more.

Development Kits

Get information about hardware solutions and tools offered by Intel to accelerate the design process.

Powering FPGAs

See recommended Intel® Enpirion® Power Solutions and resources for powering Intel® FPGAs.

Ordering Codes

Decipher Intel® FPGA part numbers, including the significance of certain prefixes and package codes.

Where to Buy

Contact an Intel® Authorized Distributor today.

Compare

Product and Performance Information

1Comparison based on PCIe* Gen. 3 vs. PCIe* Gen. 4 theoretical peak performance, based on PCI-SIG specifications.
2

Comparison based on Stratix® V vs. Intel® Stratix® 10 using Intel® Quartus® Prime Pro 16.1 Early Beta. Stratix® V Designs were optimized using 3 step optimization process of Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization in order to utilize Intel® Stratix® 10 architecture enhancements of distributed registers in core fabric. Designs were analyzed using Intel® Quartus® Prime Pro Fast Forward Compile performance exploration tool. For more details, refer to Intel® Hyperflex™ FPGA Architecture Overview White Paper: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01220-hyperflex-architecture-fpga-socs.pdf. Actual performance users will achieve varies based on level of design optimization applied. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

3Intel® Stratix® 10 DX FPGA, UPI vs. PCIe*, estimated roundtrip latency, based on internal Intel estimates.