L/H-tile PCIe* HARD IP

Intel® Stratix® 10 FPGAs incorporate the L/H-tile chiplets which include a configurable, hardened protocol stack for PCIe that is compliant with PCIe Base Specification 3.0. This Avalon® streaming interface Hard IP supports 1.0, 2.0 and 3.0 data rates and x1, x2, x4, x8, or x16 configurations, including support for SRIOV functionality.

Read the L- and H-Tile transceiver PHY user guide ›

Read the L- and H-tile Avalon® Memory-mapped Intel® FPGA IP for PCIe user guide ›

Read the L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCIe user guide ›

L/H-tile PCIe* HARD IP

Standards & Specifications Compliance

Features

  • Complete protocol stack including the Transaction, Data Link, and Physical Layers implemented as hard IP.
  • ×1, ×2, ×4, ×8 and ×16 configurations with 1.0, 2.0, or 3.0 lane rates for Native Endpoints and Root Ports.
  • Avalon® streaming interface 256-bit interface to the Application Layer except for 3.0 x16 variants.
  • Avalon® streaming interface 512-bit interface at 250 MHz to the Application Layer for 3.0 x16 variants.
  • Instantiation as a stand-alone IP core from the Intel® Quartus® Prime Pro Edition IP Catalog or as part of a system design in Platform Designer.
  • Dynamic design example generation.
  • Configuration via Protocol (CvP) providing separate images for configuration of the periphery and core logic.
  • PHY interface for PCIe (PIPE) or serial interface simulation using IEEE encrypted models.
  • Testbench bus functional model (BFM) supporting x1, x2, x4, and x8 configurations.
  • Support for a 3.0x16 BFM simulation model using Avery testbench. Refer to AN-811: Using the Avery BFM for PCIe 3.0 x16 Simulation on Intel® Stratix® 10 Devices.
  • Native PHY Debug Master Endpoint (NPDME). For more information, refer to Intel® Stratix® 10 L-and H-Tile Transceiver PHY User Guide.
  • Autonomous Hard IP mode, allowing the PCIe IP core to begin operation before the FPGA fabric is programmed. This mode is enabled by default. It cannot be disabled.
  • Dedicated 69.5 kilobyte (KB) receive buffer.
  • End-to-end cyclic redundancy check (ECRC).
  • Base address register (BAR) checking logic.
  • Support for Separate Reference Clock With No Spread Spectrum architecture (SRNS), but not for Separate Reference Clock With Independent.
  • Spread Spectrum architecture (SRIS).

Virtualization (SR-IOV) Feature Support (Only H-Tile)

  • Separate Configuration Spaces for up to four PCIe Physical Functions (PFs) and a maximum of 2048 Virtual Functions (VFs).
  • Advanced Error Reporting (AER) for PFs.
  • Address Translation Services (ATS) and TLP Processing Hints (TPH) capabilities.
  • Control Shadow Interface to read the current settings for some of the VF Control Register fields in the PCI and PCIe Configuration Spaces.
  • Function Level Reset (FLR) for PFs and VFs.
  • Message Signaled Interrupts (MSI) for PFs.
  • MSI-X for PFs and VFs.

Complementary IPs (Only H-tile)

Debug Features Include an PCIe Link Inspector Tool Including the Following Features

  • Read and write access to the Configuration Space registers.
  • LTSSM monitoring.
  • Read and write access to PCS and PMA registers.

IP Quality Metrics

Basics

Year IP was first released

2016

Status

Production

Deliverables

Customer deliverables include the following:

    Design file (encrypted source code or post-synthesis netlist)

    Timing and/or layout constraints

    User guide

 

Y

Y

Y

Any additional customer deliverables provided with IP

Testbench and design examples

Parameterization GUI allowing end user to configure IP

Y

IP core is enabled for Intel FPGA IP Evaluation Mode Support

Y

Source language

Verilog

Testbench language

Verilog

Software drivers provided

Y

Driver OS Support

Linux

Implementation

User interface

Avalon Streaming, Avalon Memory-Mapped

IP-XACT metadata

N

Verification

Simulators supported

VCS, ModelSim* - Intel FPGA Edition

Hardware validated

Intel Stratix 10 GX

Industry standard compliance testing performed

Y

If Yes, which test(s)?

PCI-SIG

If Yes, on which Intel FPGA device(s)?

Intel Stratix 10 GX L-tile, H-tile

If Yes, date performed

December 2017

If No, is it planned?

N/A

Interoperability

IP has undergone interoperability testing

Y

If yes, on which Intel FPGA device(s)

Intel Stratix 10 GX L-tile, H-tile

Interoperability reports available

Y
View all Show less

Additional Resources

Find IP

Find the right Intel® FPGA Intellectual Property core for your needs.

Technical Support

For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.

IP Evaluation and Purchase

Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.

Designing with Intel® FPGA IP

Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.

IP Base Suite

Free Intel® FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.

I-Tested

Intel awards the interoperability-tested or I-Tested certification to verified Intel® FPGA IP or Intel® FPGA Design Solutions Network member IP cores.

Intel® FPGA Partner IP

Browse catalog of Intel® FPGA partner intellectual property cores in the Intel® Solutions Marketplace.

Design Examples

Download design examples and reference designs for Intel® FPGA devices.

IP Certifications

Intel is committed to providing Intellectual Property cores that work seamlessly with Intel® FPGA tools or interface specifications.

Contact Sales

Get in touch with sales for your Intel® FPGA product design and acceleration needs.

Show more Show less
Compare Products