Skip To Main Content
Intel logo - Return to the home page
My Tools

Select Your Language

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
Sign In to access restricted content

Using Intel.com Search

You can easily search the entire Intel.com site in several ways.

  • Brand Name: Core i9
  • Document Number: 123456
  • Code Name: Alder Lake
  • Special Operators: “Ice Lake”, Ice AND Lake, Ice OR Lake, Ice*

Quick Links

You can also try the quick links below to see results for most popular searches.

  • Product Information
  • Support
  • Drivers & Software

Recent Searches

Sign In to access restricted content

Advanced Search

Only search in

Sign in to access restricted content.
  1. Intel® Products
  2. Intel® FPGA, SoC FPGA and CPLD
  3. Intel® FPGA Intellectual Property
  4. Interface Protocols IP Cores
  5. L/H-Tile PCIe Hard IP

The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

  • Safari
  • Chrome
  • Edge
  • Firefox

L/H-tile PCIe* HARD IP

Intel® Stratix® 10 FPGAs incorporate the L/H-tile chiplets which include a configurable, hardened protocol stack for PCIe that is compliant with PCIe Base Specification 3.0. This Avalon® streaming interface Hard IP supports 1.0, 2.0 and 3.0 data rates and x1, x2, x4, x8, or x16 configurations, including support for SRIOV functionality.

Read the L- and H-Tile transceiver PHY user guide ›

Read the L- and H-tile Avalon® Memory-mapped Intel® FPGA IP for PCIe user guide ›

Read the L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCIe user guide ›

L/H-tile PCIe* HARD IP

Standards & Specifications Compliance

  • L/H Tile PCIe Hard IP has passed PCI-SIG Compliance testing. Refer to PCI-SIG Integrators List.

Features

  • Complete protocol stack including the Transaction, Data Link, and Physical Layers implemented as hard IP.
  • ×1, ×2, ×4, ×8 and ×16 configurations with 1.0, 2.0, or 3.0 lane rates for Native Endpoints and Root Ports.
  • Avalon® streaming interface 256-bit interface to the Application Layer except for 3.0 x16 variants.
  • Avalon® streaming interface 512-bit interface at 250 MHz to the Application Layer for 3.0 x16 variants.
  • Instantiation as a stand-alone IP core from the Intel® Quartus® Prime Pro Edition IP Catalog or as part of a system design in Platform Designer.
  • Dynamic design example generation.
  • Configuration via Protocol (CvP) providing separate images for configuration of the periphery and core logic.
  • PHY interface for PCIe (PIPE) or serial interface simulation using IEEE encrypted models.
  • Testbench bus functional model (BFM) supporting x1, x2, x4, and x8 configurations.
  • Support for a 3.0x16 BFM simulation model using Avery testbench. Refer to AN-811: Using the Avery BFM for PCIe 3.0 x16 Simulation on Intel® Stratix® 10 Devices.
  • Native PHY Debug Master Endpoint (NPDME). For more information, refer to Intel® Stratix® 10 L-and H-Tile Transceiver PHY User Guide.
  • Autonomous Hard IP mode, allowing the PCIe IP core to begin operation before the FPGA fabric is programmed. This mode is enabled by default. It cannot be disabled.
  • Dedicated 69.5 kilobyte (KB) receive buffer.
  • End-to-end cyclic redundancy check (ECRC).
  • Base address register (BAR) checking logic.
  • Support for Separate Reference Clock With No Spread Spectrum architecture (SRNS), but not for Separate Reference Clock With Independent.
  • Spread Spectrum architecture (SRIS).

Virtualization (SR-IOV) Feature Support (Only H-Tile)

  • Separate Configuration Spaces for up to four PCIe Physical Functions (PFs) and a maximum of 2048 Virtual Functions (VFs).
  • Advanced Error Reporting (AER) for PFs.
  • Address Translation Services (ATS) and TLP Processing Hints (TPH) capabilities.
  • Control Shadow Interface to read the current settings for some of the VF Control Register fields in the PCI and PCIe Configuration Spaces.
  • Function Level Reset (FLR) for PFs and VFs.
  • Message Signaled Interrupts (MSI) for PFs.
  • MSI-X for PFs and VFs.

Complementary IPs (Only H-tile)

  • Avalon®-Memory mapped (AVMM) Bridge and Multichannel DMA IP.

Debug Features Include an PCIe Link Inspector Tool Including the Following Features

  • Read and write access to the Configuration Space registers.
  • LTSSM monitoring.
  • Read and write access to PCS and PMA registers.

IP Status

 

Ordering Status

No Ordering Code Required

View all Show less

Related Links

Documentation

  • Read the L- and H-Tile transceiver PHY user guide
  • Read the L- and H-tile Avalon® Memory-mapped Intel® FPGA IP for PCIe user guide
  • Read the L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCIe user guide
  • Intel® FPGA IP release notes

Device and Hardware Development Kit Support

  • Intel® FPGA Stratix® 10 GX, SX, TX, MX, NX support
  • Intel® Stratix® 10 GX FPGA Development Kit

Other Support

  • PCI-SIG website
  • PCI-SIG integrators list
  • PCIe IP support center

Additional Resources

Find IP

Find the right Intel® FPGA Intellectual Property core for your needs.

Technical Support

For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.

IP Evaluation and Purchase

Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.

Designing with Intel® FPGA IP

Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.

IP Base Suite

Free Intel® FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.

Design Examples

Download design examples and reference designs for Intel® FPGA devices.

Contact Sales

Get in touch with sales for your Intel® FPGA product design and acceleration needs.

Show more Show less
Compare Products
  • Company Overview
  • Contact Intel
  • Newsroom
  • Investors
  • Careers
  • Corporate Responsibility
  • Diversity & Inclusion
  • Public Policy
  • © Intel Corporation
  • Terms of Use
  • *Trademarks
  • Cookies
  • Privacy
  • Supply Chain Transparency
  • Site Map
  • Do Not Share My Personal Information

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration and other factors. // See our complete legal Notices and Disclaimers. // Intel is committed to respecting human rights and avoiding complicity in human rights abuses. See Intel’s Global Human Rights Principles. Intel’s products and software are intended only to be used in applications that do not cause or contribute to a violation of an internationally recognized human right.

Intel Footer Logo