F-Tile Low Latency 50G Ethernet Intel® FPGA IP Design Example User Guide

Download PDF
ID 816968
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. F-Tile Low Latency 50G Ethernet Design Example Description 3. Document Revision History for the F-Tile Low Latency 50G Ethernet Intel® FPGA IP Design Example User Guide
1. Quick Start Guide x
1.1. Directory Structure 1.2. Generating the Design Example 1.3. Command Line IP Generation Flow 1.4. Generating Tile Files 1.5. Simulating the F-Tile Low Latency 50G Ethernet Intel® FPGA IP Design Example Testbench 1.6. Compiling and Configuring the Design Example in Hardware 1.7. Testing the Design Example in Hardware
1.2. Generating the Design Example x
1.2.1. Design Example Parameters
2. F-Tile Low Latency 50G Ethernet Design Example Description x
2.1. Features 2.2. Hardware and Software Requirements 2.3. Functional Description 2.4. Simulation 2.5. Compilation 2.6. Hardware Testing 2.7. Design Example Registers 2.8. Design Example Interface Signals
2.3. Functional Description x
2.3.1. Design Components
2.4. Simulation x
2.4.1. Testbench 2.4.2. Simulation Design Example Components 2.4.3. Test Case
2.6. Hardware Testing x
2.6.1. Test Procedure
1. Quick Start Guide
2. F-Tile Low Latency 50G Ethernet Design Example Description
3. Document Revision History for the F-Tile Low Latency 50G Ethernet Intel® FPGA IP Design Example User Guide

1.3. Command Line IP Generation Flow

  1. Run the following command: 
    qsys-edit --new-component-type=alt_e50_f --family=Agilex7 --
part=<part_name> --new-quartus-project=<project_name>

    For example:

    qsys-edit --new-component-type=alt_e50_f --family="Agilex7" --part=AGIB027R31B1E1V alt_e50_f.ip &
  2. In the pop-up GUI, select New Quartus Project option to create new project (.qpf) with alt_e50_f_hw.ip included.
  3. Select Create.
Figure 5.  F-Tile Low Latency 50G Ethernet Intel® FPGA IP GUI After Command Line Instructions
Level Two Title