4.2. Latency Measurement

GTS CPRI PHY IP User Guide

Download PDF

ID 814577

Date 4/07/2025

Version

Public

Document Table of Contents

Document Table of Contents x

1. About the GTS CPRI PHY FPGA IP 2. Getting Started 3. GTS CPRI PHY IP Parameters 4. Functional Description 5. Interface Signals 6. GTS CPRI PHY IP Registers 7. GTS CPRI PHY IP Troubleshooting 8. GTS CPRI PHY Intel FPGA IP User Guide Archives 9. Document Revision History for the GTS CPRI PHY Intel FPGA IP User Guide

1. About the GTS CPRI PHY FPGA IP x

1.1. GTS CPRI PHY IP Features 1.2. GTS CPRI PHY IP Device Family Support 1.3. GTS CPRI PHY IP Device Speed Grade Support 1.4. GTS CPRI PHY IP Release Information

2. Getting Started x

2.1. Installing and Licensing IPs 2.2. Specifying the GTS CPRI PHY IP Parameters and Options 2.3. Generated File Structure 2.4. GTS CPRI PHY IP Testbenches

2.1. Installing and Licensing IPs x

2.1.1. Intel FPGA IP Evaluation Mode

2.2. Specifying the GTS CPRI PHY IP Parameters and Options x

2.2.1. System PLL Clock for Your IP Design

3. GTS CPRI PHY IP Parameters x

3.1. GTS CPRI PHY IP Parameters: IP Tab 3.2. GTS CPRI PHY IP Design Example Parameters 3.3. Analog Parameters for GTS IPs

4. Functional Description x

4.1. Reset Logic 4.2. Latency Measurement 4.3. Dynamic Reconfiguration

4.2. Latency Measurement x

4.2.1. Deterministic Latency

5. Interface Signals x

5.1. GTS CPRI PHY IP Clock Signals 5.2. GTS CPRI PHY IP Reset Signals 5.3. GTS CPRI PHY IP TX MII (64b/66b) 5.4. GTS CPRI PHY IP RX MII (64b/66b) 5.5. GTS CPRI PHY IP Status Interface for 64b/66b Line Rate 5.6. GTS CPRI PHY IP TX Interface (8b/10b) 5.7. GTS CPRI PHY IP RX Interface (8b/10b) 5.8. GTS CPRI PHY IP Status Interface for 8b/10b Line Rate 5.9. GTS CPRI PHY IP Serial Interface 5.10. GTS CPRI PHY Reconfiguration Interface 5.11. GTS CPRI PHY IP Dynamic Reconfiguration Local Avalon Memory-Mapped Interface 5.12. GTS CPRI PHY IP Datapath and PMA Avalon Memory-Mapped Interface

5.1. GTS CPRI PHY IP Clock Signals x

5.1.1. GTS CPRI PHY IP Required Clock Frequencies

1. About the GTS CPRI PHY FPGA IP

1.1. GTS CPRI PHY IP Features

1.2. GTS CPRI PHY IP Device Family Support

1.3. GTS CPRI PHY IP Device Speed Grade Support

1.4. GTS CPRI PHY IP Release Information

2. Getting Started

2.1. Installing and Licensing IPs

2.1.1. Intel FPGA IP Evaluation Mode

2.2. Specifying the GTS CPRI PHY IP Parameters and Options

2.2.1. System PLL Clock for Your IP Design

2.3. Generated File Structure

2.4. GTS CPRI PHY IP Testbenches

3. GTS CPRI PHY IP Parameters

3.1. GTS CPRI PHY IP Parameters: IP Tab

3.2. GTS CPRI PHY IP Design Example Parameters

3.3. Analog Parameters for GTS IPs

4. Functional Description

4.1. Reset Logic

4.2. Latency Measurement

4.2.1. Deterministic Latency

4.3. Dynamic Reconfiguration

5. Interface Signals

5.1. GTS CPRI PHY IP Clock Signals

5.1.1. GTS CPRI PHY IP Required Clock Frequencies

5.2. GTS CPRI PHY IP Reset Signals

5.3. GTS CPRI PHY IP TX MII (64b/66b)

5.4. GTS CPRI PHY IP RX MII (64b/66b)

5.5. GTS CPRI PHY IP Status Interface for 64b/66b Line Rate

5.6. GTS CPRI PHY IP TX Interface (8b/10b)

5.7. GTS CPRI PHY IP RX Interface (8b/10b)

5.8. GTS CPRI PHY IP Status Interface for 8b/10b Line Rate

5.9. GTS CPRI PHY IP Serial Interface

5.10. GTS CPRI PHY Reconfiguration Interface

5.11. GTS CPRI PHY IP Dynamic Reconfiguration Local Avalon Memory-Mapped Interface

5.12. GTS CPRI PHY IP Datapath and PMA Avalon Memory-Mapped Interface

6. GTS CPRI PHY IP Registers

7. GTS CPRI PHY IP Troubleshooting

8. GTS CPRI PHY Intel FPGA IP User Guide Archives

9. Document Revision History for the GTS CPRI PHY Intel FPGA IP User Guide