Variable Precision DSP Blocks User Guide: Agilex™ 5 FPGAs and SoCs

ID 813968
Date 9/20/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3.2. DOT Product Vector Engines for Tensor Mode

The DSP block contains two DOT product vector engines in each column. Each engine supports a block size of 10 8x8 multipliers.

The following are the operation modes that use the DOT product vector engines:
  • Tensor floating-point mode
  • Tensor fixed-point mode
  • Tensor Accumulation

These modes use all two DOT product vector engines independently. The data from the ping-pong weight buffers are loaded into the engines from data_in[79:0] signals as 10 signed 8x8 multipliers. The result of each DOT product vector engine is a 20-bit signed number.