1. Agilex™ 5 LVDS SERDES Overview
2. Agilex™ 5 LVDS SERDES Architecture
3. Agilex™ 5 LVDS SERDES Transmitter
4. Agilex™ 5 LVDS SERDES Receiver
5. Agilex™ 5 High-Speed LVDS I/O Implementation Guide
6. Agilex™ 5 LVDS SERDES Timing
7. LVDS SERDES FPGA IP Design Examples
8. Agilex™ 5 LVDS SERDES Design Guidelines
9. Agilex™ 5 LVDS SERDES Troubleshooting Guidelines
10. LVDS SERDES User Guide: Agilex™ 5 FPGAs and SoCs Archives
11. Document Revision History for the LVDS SERDES User Guide: Agilex™ 5 FPGAs and SoCs
8.1. Use PLLs in Integer PLL Mode for LVDS SERDES
8.2. Use High-Speed Clock from PLL to Clock SERDES Only
8.3. Pin Placement for Differential Channels
8.4. SERDES Pin Pairs for Soft-CDR Mode
8.5. Placing LVDS SERDES Transmitters and Receivers with External PLL
8.6. Sharing LVDS SERDES I/O Lane with Other IPs
5.2.1. IOPLL IP Signal Interface with LVDS SERDES IP
From the IOPLL IP | To the LVDS SERDES IP Transmitter or Receiver |
---|---|
outclock_periph[1:0] (serial clock output signal)
The serial clock output can only drive ext_outclock_periph[1:0] on the LVDS SERDES IP transmitter and receiver. This clock cannot drive the core logic. |
ext_outclock_periph[1:0] (serial clock input to the transmitter or receiver) |
outclk_2 (parallel clock output) |
ext_pll_1_outclock2 (core clock to the LVDS SERDES FPGA IP) |
locked |
ext_pll_locked This signal indicates when external PLL is locked. It does not indicate if SERDES is ready for initialization. |
rst |
pll_areset (asynchronous PLL reset port) |
phout[7:0]
|
ext_phout[7:0] This signal is required for all transmitter or receiver modes. |
phout_periph
|
ext_phout_periph |