Hard Processor System Component Reference Manual: Agilex™ 5 SoCs
ID
813752
Date
11/25/2024
Public
A newer version of this document is available. Customers should click here to go to the newest version.
2.1. Parameterizing the HPS Component
2.2. HPS-FPGA Interfaces
2.3. SDRAM
2.4. HPS Clocks, Reset, Power
2.5. I/O Delays
2.6. Pin Mux and Peripherals
2.7. Generating and Compiling the HPS Component
2.8. Using the Address Span Extender Component
2.9. Configuring the Agilex™ 5 Hard Processor System Component Revision History
2.2.1.1. Enable MPU Standby and Event Signals
2.2.1.2. Enable General Purpose Signals
2.2.1.3. Enable Debug APB* Interface
2.2.1.4. Enable System Trace Macrocell (STM) Hardware Events
2.2.1.5. Enable SWJ-DP JTAG Interface
2.2.1.6. Enable FPGA Cross Trigger Interface
2.2.1.7. Enable AMBA* Trace Bus (ATB)
3.1. Simulation Flows
3.2. Running the Simulation of the Design Examples
3.3. Clock and Reset Interface
3.4. FPGA-to-HPS AXI* Subordinate Interface
3.5. FPGA-to-SDRAM AXI* Subordinate Interface
3.6. HPS-to-FPGA AXI* Initiator Interface
3.7. Lightweight HPS-to-FPGA AXI* Initiator Interface
3.8. Simulating the Agilex™ 5 HPS Component Revision History
3.1.3. RTL Simulation Setup Scripts
Platform Designer generates scripts for several simulators that you can use to complete the simulation process, as listed in the following table.
Simulator | Script Name | Directory | |
---|---|---|---|
1 | Questa* Intel® FPGA Edition | msim_setup.tcl | <project directory>/<Platform Designer design name>/sim/mentor |
2 | Siemens* EDA QuestaSim* | ||
3 | Cadence® NCSim | xcelium_setup.sh | <project directory>/<Platform Designer design name>/sim/xcelium |
4 | Synopsys* VCS* | vcs_setup.sh | <project directory>/<Platform Designer design name>/sim/synopsys/vcs |
5 | Synopsys* VCS* MX | vcsmx_setup.sh | <project directory>/<Platform Designer design name>/sim/synopsys/vcsmx |
6 | Aldec® Riviera-PRO* | NOT SUPPORTED | NOT SUPPORTED |
Note: The (1) Questa* Intel® FPGA Edition is licensed together with the Quartus® Prime Pro Edition software. You need to purchase a separate license to use the (2) Siemens* EDA QuestaSim* , (3) Cadence® NCSim, (4) Synopsys* VCS* , (5) Synopsys* VCS* MX simulators. For information about the purchase of licenses, please access the respective official websites.
The following sections show the detailed steps on creating the test scripts for the supported simulators.