1G/2.5G/5G/10G Multirate Ethernet PHY IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs
ID
813667
Date
8/04/2025
Public
1. About the 1G/2.5G/5G/10G Multirate Ethernet PHY IP for Agilex™ 3 and Agilex™ 5 Devices
2. Getting Started
3. Functional Description
4. Parameter Settings for 1G/2.5G/5G/10G Multirate Ethernet PHY IP
5. Interface Signals
6. Configuration Registers
7. Debug Checklist
8. 1G/2.5G/5G/10G Multirate Ethernet PHY IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs Archives
9. Document Revision History for the 1G/2.5G/5G/10G Multirate Ethernet PHY IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs
3.2.1.1. Step 1: Generating the 1G/2.5G/5G/10G Multirate Ethernet PHY IP
3.2.1.2. Step 2: QSF settings and Dynamic Reconfiguration (DR) profile assignments
3.2.1.3. Step 3: RTL Generation using Quartus® Prime Pro Edition Tool
3.2.1.4. Step 4: Instantiate the IP top file with the GTS Dynamic Reconfiguration Controller IP
5.1. Clock Signals
5.2. Reset Signals
5.3. Serial Interface Signals
5.4. Avalon Memory-Mapped Interface Signals
5.5. XGMII Signals
5.6. GMII Signals
5.7. PHY Status Signals
5.8. Transceiver Mode and Operating Speed Signals
5.9. Transceiver Status and Reconfiguration Signals
5.10. GTS Reset Sequencer Signals
5.11. Dynamic Reconfiguration Controller Interface Signals
2.1. Introduction to IP
Altera and strategic IP partners offer a broad portfolio of configurable IP cores optimized for Altera FPGA devices.
The Quartus® Prime software installation includes the IP library. Integrate optimized and verified IPs into your design to shorten design cycles and maximize performance. The Quartus® Prime software also supports integration of IP cores from other sources. Use the IP Catalog (Tools > IP Catalog) to efficiently parameterize and generate synthesis and simulation files for your custom IP variation. The IP library includes the following types of IP cores:
Basic functions | Interface protocols |
Bridges and adapters | Low power functions |
DSP functions | Memory interfaces and controllers |
Intel FPGA interconnect | Processors and peripherals |
This document provides basic information about parameterizing, generating, upgrading, and simulating stand-alone IP cores in the Quartus® Prime software.
Figure 1. IP Catalog