1G/2.5G/5G/10G Multirate Ethernet PHY IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs

ID 813667
Date 8/04/2025
Public
Document Table of Contents

2.1. Introduction to IP

Altera and strategic IP partners offer a broad portfolio of configurable IP cores optimized for Altera FPGA devices.

The Quartus® Prime software installation includes the IP library. Integrate optimized and verified IPs into your design to shorten design cycles and maximize performance. The Quartus® Prime software also supports integration of IP cores from other sources. Use the IP Catalog (Tools > IP Catalog) to efficiently parameterize and generate synthesis and simulation files for your custom IP variation. The IP library includes the following types of IP cores:

Basic functions Interface protocols
Bridges and adapters Low power functions
DSP functions Memory interfaces and controllers
Intel FPGA interconnect Processors and peripherals

This document provides basic information about parameterizing, generating, upgrading, and simulating stand-alone IP cores in the Quartus® Prime software.

Figure 1.  IP Catalog