Visible to Intel only — GUID: jul1704177063632
Ixiasoft
1. About the Low Latency 40G Ethernet Intel® FPGA IP
2. Low Latency 40G Ethernet Intel® FPGA IP Parameters
3. Getting Started
4. Functional Description
5. Clocking and Reset Requirements
6. Interfaces and Signal Descriptions
7. Control, Status, and Statistics Register Descriptions
8. Comparison Between Various Low Latency 40G Ethernet Intel® FPGA IPs
9. Document Revision History for Low Latency 40G Ethernet Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs
6.1. TX MAC Interface to User Logic
6.2. RX MAC Interface to User Logic
6.3. GTS Transceivers Signals
6.4. GTS Transceiver Reconfiguration Signals
6.5. Avalon® Memory-Mapped Management Interface
6.6. Miscellaneous Status and Debug Signals
6.7. Reset Signals
6.8. Clocks
6.9. Flow Control Interface
6.10. GTS Reset Sequencer Intel® FPGA IP
Visible to Intel only — GUID: jul1704177063632
Ixiasoft
7.2. TX MAC Registers
Addr | Name | Description | Reset | Access |
---|---|---|---|---|
0x0 | TXMAC_REVID | TX MAC revision ID. | 0x0627 2016 | RO |
0x1 | TXMAC_SCRATCH | Scratch register available for testing. | 0x0000 0000 | RW |
0x2 | TXMAC_NAME_0 | First 4 characters of module variation identifier string, "40gMACTxCSR". | 0x3430 674D | RO |
0x3 | TXMAC_NAME_1 | Next 4 characters of IP variation identifier string, "40gMACTxCSR". |
0x4143 5278 | RO |
0x4 | TXMAC_NAME_2 | Final 4 characters of IP variation identifier string, "40gMACTxCSR". | 0x0043 5352 | RO |
0x5 | LINK_FAULT | Link Fault Configuration Register. The following bits are defined:
|
0xXXXX XXX1 | RW |
0x6 | IPG_COL_REM | Specifies the number of IDLE columns to be removed in every Alignment Marker period to compensate for alignment marker insertion. You can program this register to a larger value than the default value, for clock compensation. This register is not used if DIC is disabled. | 0xXXXX 0004 | RW |
0x7 | MAX_TX_SIZE_CONFIG | Specifies the maximum frame length available. The supported value is 64 or larger. | 0xXXXX 2580 | RW |
0x8 | MAC_TX_CONFIG | Reserved. | 0bxxxx xxxx xxxx xxxx xxxx xxxx xxxx xxx0 | |
0xA | TX_MAC_CONTROL | TX MAC Control Register. A single bit is defined:
|
0bxxxx xxxx xxxx xxxx xxxx xxxx xxxx xx0x | RW |