High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 M-Series FPGA IP Design Example User Guide

ID 773266
Date 12/04/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3. Generating the High Bandwidth Memory (HBM2E) Interface Intel FPGA IP Design Example for Synthesis and Simulation

To generate the design example for synthesis and simulation, follow the steps below.
Note: Before generating the design example, you must first configure the IP parameters on the General tab of the HBM2E IP parameter editor, according to your usage model. For information on the parameters of the General tab, refer to the Creating and Parameterizing the High Bandwidth Memory (HBM2E) Interface Intel FPGA IP section in the High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 M-Series FPGA IP User Guide.
  1. On the Example Design tab, specify the desired initiator-to-target connectivity by selecting an option from the Choose initiator to target NoC mapping dropdown.
  2. For fabric NoC usage, select the desired option from the Use fabric NoC to return read responses via M20Ks dropdown menu.
    (Refer to Fabric NoC for details on these options.)
  3. Select the appropriate option from the AXI4-Lite Support parameter dropdown to enable the AXI4-Lite interface in your design example.
    (Refer to AXI4-Lite Support for details on these options.)
  4. The Example Design tab shows the read and write bandwidth for a single initiator-to-target connection, based on the core clock frequency at which the design example is running. The following example shows how the read/write bandwidth is calculated in your design:
    For a design with a one-to-one initiator-to-target mapping and a core clock of 350 MHz, the following calculation applies:
    Read/write bandwidth (n GBps)= 
    ((Initiator port width (32B)  x core clock frequency (MHz ) / 1000) * EFFICIENCY FACTOR
    = (32B*660)/1000*0.9
    = 19GBps
    Note that the actual bandwidth may vary due to congestion on the hard memory NoC. The design example displays the default optimal anticipated bandwidth for the ideal initiator placements only.
  5. In the Example Design Clocks group box, specify a Core clock frequency for your design. Ensure that the Reference clock frequency for example design core clock PLL value matches the PLL reference clock frequency that you intend to use. (If you specified a fabric NoC option with an independent read interface or NoC bridge clock, specify the frequency of that clock in the Example Design Clocks group box.)
  6. In the Example Design Files group box, select Synthesis to generate a synthesizable design example, and Simulation to produce a simulation design example. You may select either or both.
    Note: The design example generation for simulation does not create a separate registration function (.inc) file because the registration statements are embedded in the ed_sim.v file that is created following successful design example generation.
    Note: The system enables both the Simulation and Synthesis checkboxes by default.
  7. Click File > Save. The system creates and saves the current settings in the user IP variation file (<user instance name>.ip), within the <user project directory> that you specified.
  8. Click Generate Example Design at the top-right corner of the window.
  9. Specify a directory for the generated design example (<design example directory>) and click OK. The system creates the design example file sets within the specified directory.
  10. To exit the IP Parameter Editor Pro window, click File > Exit. The system prompts, Recent changes have not been generated. Generate now? Click No to continue with the next flow.
  11. To open the synthesis design example, click File > Open Project, and navigate to the <project_directory>/<example_design_directory>/qii/ed_synth.qpf and click Open.
Figure 2. Generated Synthesizable Design Example File Structure
Figure 3. Generated Simulation Design Example File Structure