FPGA AI Suite: Compiler Reference Manual

Download PDF
ID 768972
Date 3/29/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. FPGA AI Suite Compiler Reference Manual 2. About the FPGA AI Suite Compiler 3. FPGA AI Suite Compiler Use Modes 4. FPGA AI Suite Compiler Command Line Options A. FPGA AI Suite Compiler Reference Manual Archives B. FPGA AI Suite Compiler Reference Manual Document Revision History
3. FPGA AI Suite Compiler Use Modes x
3.1. Compiling a Graph 3.2. Estimating the Performance of a Graph 3.3. Estimating the Performance of a Partition of a Graph 3.4. Estimating the Area of an Architecture 3.5. Generating an Optimized Architecture
3.5. Generating an Optimized Architecture x
3.5.1. Generating an Architecture for Highest Performance 3.5.2. Generating an Architecture Optimized for a Frame Rate Target Value
4. FPGA AI Suite Compiler Command Line Options x
4.1. Inputs (dla_compiler Command Options) 4.2. Outputs (dla_compiler Command Options) 4.3. Reporting (dla_compiler Command Options) 4.4. Compilation Options (dla_compiler Command Options) 4.5. Architecture Options (dla_compiler Command Options) 4.6. Architecture Optimizer Options (dla_compiler Command Options) 4.7. Analyzer Tool Options (dla_compiler Command Options) 4.8. Miscellaneous Options (dla_compiler Command Options) 4.9. Input File Formats for dla_compiler Command 4.10. Generation of Output File Formats 4.11. The Partitioning Table Report
1. FPGA AI Suite Compiler Reference Manual
2. About the FPGA AI Suite Compiler
3. FPGA AI Suite Compiler Use Modes
4. FPGA AI Suite Compiler Command Line Options
A. FPGA AI Suite Compiler Reference Manual Archives
B. FPGA AI Suite Compiler Reference Manual Document Revision History

3. FPGA AI Suite Compiler Use Modes

The FPGA AI Suite compiler has a number of modes that you can use when developing your graph and architecture.

The use modes require your graphs to be processed into an OpenVINO™ intermediate representation (IR) by the OpenVINO™ Model Optimizer tool. The Model Optimizer generates IR files that describe your model network topology (.xml) and the weights and biases for your model (.bin).

These OpenVINO™ IR files also serve as inputs to the OpenVINO™ Inference Engine.

Use the FPGA AI Suite compiler (dla_compiler command) to do the following tasks:


Section Content
Compiling a Graph
Estimating the Performance of a Graph
Estimating the Performance of a Partition of a Graph
Estimating the Area of an Architecture
Generating an Optimized Architecture

Level Two Title