AN 976: JESD204C Intel® FPGA IP and ADI AD9081 MxFE* DAC Interoperability Report for Intel® Agilex® F-Tile Devices

Download PDF
ID 763505
Date 1/10/2023
Public
Document Table of Contents
Document Table of Contents x
1. JESD204C Intel® FPGA IP and ADI AD9081 MxFE* DAC Interoperability Report for Intel® Agilex™ F-tile Devices
1. JESD204C Intel® FPGA IP and ADI AD9081 MxFE* DAC Interoperability Report for Intel® Agilex™ F-tile Devices x
1.1. Hardware and Software Requirements 1.2. Hardware Setup 1.3. System Description 1.4. Interoperability Methodology 1.5. JESD204C Intel® FPGA IP and DAC Configurations 1.6. Test Results 1.7. Test Result Comments 1.8. Summary 1.9. Document Revision History for AN 976: JESD204C Intel® FPGA IP and ADI AD9081 MxFE* DAC Interoperability Report for Intel® Agilex™ F-Tile Devices
1.4. Interoperability Methodology x
1.4.1. Transmitter Data Link Layer 1.4.2. Transmitter Transport Layer (TL)
1. JESD204C Intel® FPGA IP and ADI AD9081 MxFE* DAC Interoperability Report for Intel® Agilex™ F-tile Devices

1.4.1. Transmitter Data Link Layer

This test area covers the test cases for tx_rst_n and link establishment.

On link start up, after tx_rst_n is deasserted, the JESD204C Intel® FPGA IP starts the link operation. In a typical user application, all run-time registers must be configured when the Avalon® memory-mapped configuration space is out of reset and before the txlink_clk and txframe_clk are out of reset. For link establishment with AD9081, the configuration is done through the API and jrx_dl_state is monitored to check the passing criteria link.
Table 1.  Data Link Layer Test Cases
Test Case Objective Description Passing Criteria
LL.1 Check if j204c_tx_rst_n is deasserted after the completion of the reset sequence. The following signals in <ip_variant_name>_base.v is tapped:
  • j204c_tx_rst_n
  • j204c_tx_int
  • The txlink_clk is used as the sampling clock for the Signal Tap.
  • The transmitter error status is read from the tx_err register.
  • The j204c_tx_rst_n signal is deasserted after power on.
  • The j204c_tx_int signal stays low if there is no error.
  • The tx_err register (0x60) of JESD204C Intel® FPGA IP should be read as 0x0000000.
LL.2 To verify link establishment from AD9081 after reset is released. This confirms sync header (SH) alignment and extended multiblock alignment completion. The following signals from AD9081 are monitored for link establishment:
  • jrx_dl_204c_state
  • jrx_204c_CRC_IRQ
  • The jrx_dl_204c_state (0x055e register of AD9081) signal should reach state 110 for link establishment after SH alignment and extended multiblock alignment.
  • The jrx_204c_CRC_IRQ signal should not assert due to cyclic redundancy check (CRC) errors.
Note: j204c_tx_int is mapped to tx_link_error[0]. This tx_link_error[0] is captured in Signal Tap to verify the interrupt signal.
Figure 3. LL.1 Signal Tap Capture
Level Two Title