F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 4/07/2025
Public

Visible to Intel only — GUID: bbv1556187203404

Ixiasoft

Document Table of Contents

7.1.11.1. Clock Enablers

Table 94.  Clock Enablers
Note: The clock enabler signals are present only in SGMII mode.
Name I/O Description
rx_clkena O Receive clock enabler for SGMII 10M/100M operating speeds.
tx_clkena O Transmit clock enabler for SGMII 10M/100M operating speeds.