F-Tile PMA and FEC Direct PHY Multirate Intel® FPGA IP User Guide

ID 720998
Date 12/19/2022
Document Table of Contents

1. Introduction

Updated for:
Intel® Quartus® Prime Design Suite 22.4
IP Version 2.0.2
This user guide provides the features, architecture description, steps to instantiate, and guidelines to design with the F-Tile PMA/FEC Direct PHY Multirate Intel FPGA IP using the F-tile transceivers in Intel® Agilex™ devices.

Did you find the information on this page useful?

Characters remaining:

Feedback Message