F-Tile Dynamic Reconfiguration Design Example User Guide
ID
710582
Date
1/07/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
1.2.2. Ethernet Multirate Design Example Parameters
Figure 4. Ethernet Multirate Example Design Tab
| Parameters | Value | Description |
|---|---|---|
| Select Protocol | Ethernet |
Select the IP protocol for dynamic reconfiguration. |
| Select Base Variant | 25G-1 100G-4 |
Select the configuration of base variant for dynamic reconfiguration. |
| Example Design Files | Simulation | Simulation option generates the testbench and compilation-only project. Synthesis option generates the hardware design example.
Note: Hardware design example support will be available in a future version of the Intel® Quartus® Prime Pro Edition.
|
| Generated File Format | Verilog | Select the HDL files format. |
| Target Development Kit | None | Target development kit option specifies the target device used to generate he project. |