AN 825: Partially Reconfiguring a Design: on Intel® Stratix® 10 GX FPGA Development Board

Download PDF
ID 683880
Date 12/07/2020
Public
Document Table of Contents
Document Table of Contents x
Partially Reconfiguring a Design on Intel® Stratix® 10 GX FPGA Development Board
Partially Reconfiguring a Design on Intel® Stratix® 10 GX FPGA Development Board x
Reference Design Requirements Reference Design Overview Reference Design Files Reference Design Walkthrough Document Revision History for AN 825: Partially Reconfiguring a Design on Intel® Stratix® 10 GX FPGA Development Board
Reference Design Walkthrough x
Step 1: Getting Started Step 2: Creating a Design Partition Step 3: Allocating Placement and Routing Region for a PR Partition Step 4: Defining Personas Step 5: Creating Revisions Step 6: Compiling the Base Revision Step 7: Preparing PR Implementation Revisions Step 8: Programming the Board Modifying an Existing Persona Adding a New Persona to the Design
Step 5: Creating Revisions x
Setting the Base Revision Type Creating Implementation Revisions
Step 8: Programming the Board x
Troubleshooting PR Programming Errors
Partially Reconfiguring a Design on Intel® Stratix® 10 GX FPGA Development Board

Step 6: Compiling the Base Revision

  1. To compile the base revision, click Processing > Start Compilation. Alternatively, the following command compiles the base revision: 
    quartus_sh --flow compile  blinking_led -c blinking_led
  2. Inspect the bitstream files that generate in the output_files directory.
    Table 4.  Generated Files
    Name Type Description
    blinking_led.sof Base programming file Used for full-chip base configuration
    blinking_led.pr_partition.rbf PR bitstream file for base persona Used for partial reconfiguration of base persona.
    blinking_led_static.qdb .qdb database file Finalized database file used to import the static region.
Related Information
Level Two Title